


FIGURE 2(a)

FIGURE 2(b)






FIGURE 3

FIGURE 4

(203)

Port 3
Output




FIGURE
5(d)




FIGURE 5(g)




FIGURE 5(h)




FIGURE
5(i)

FIGURE 5(a)

Port 1 - Input Match (Both States)

FIGURE 5(b)

Port 2 - Port 1 Isolation (Both States)

FIGURE 5(c)

Port 3 - Port 1 Isolation (Both States)

FIGURE 6
- PRIOR ART -

